Depleted monolithic CMOS active pixel sensors (DMAPS) have been developed in order to demonstrate their suitability as pixel detectors in the outer layers of a toroidal LHC apparatus inner tracker (ATLAS ITk) pixel detector in the high-luminosity large hadron collider (HL-LHC). Two prototypes have been fabricated using 150 nm CMOS technology on high resistivity (≥ 2 kΩ·cm 2 ) wafers. The chip size is equivalent to that of the current ATLAS pixel detector readout chip. One of the prototypes is used for detailed characterization of the sensor and the analog readout of the DMAPS. The other is a fully monolithic DMAPS including fast readout digital logic that handles the required hit rate. In order to yield a strong homogeneous electric field within the sensor volume, thinning of the wafer was tested. The prototypes were irradiated with X-ray up to a total ionization dose (TID) of 50 Mrad and with neutrons up to non-ionizing energy loss (NIEL) of 10 15 n eq /cm 2 . The analog readout circuitry maintained its performance after TID irradiation, and the hit-efficiency at > 10 −7 noise occupancy was as high as 98.9 % after NIEL irradiation.
Introduction
Silicon pixel detectors in a toroidal LHC apparatus inner tracker (ATLAS ITk) in High-Luminosity Large Hadron Collider (HL-LHC) are expected to be used in high quantities [1] . A monolithic CMOS active pixel sensor has sensing and readout functionalities integrated into one silicon piece. An advantage of monolithic CMOS active pixel sensors is the simplicity of their mass production process compared to conventional hybrid detectors, which require fine-pitch bump bonding between a sensor device and a readout chip.
In addition to the ease of volume production, the future experiments require high radiation hardness and high rate readout capability. The outer layers of the ATLAS ITk pixel detector are estimated to be exposed to total ionization dose (TID) of 50-80 Mrad and non-ionizing energy loss (NIEL) of 1-2×10 15 n eq /cm 2 . Fast charge collection is mandatory to achieve these requirements [2] , i.e., depletion of sensor is required. Therefore, depleted monolithic CMOS active pixel sensors (DMAPS) have been developed for use in future ATLAS experiments.
A DMAPS design that can apply a high bias voltage to the substrate was proposed [3, 4] . Figure 1 shows a top view and cross-section of a typical pixel in this design. Relying on a multi-well CMOS process, MOSFETs of the pixel readout are situated inside the charge collection node and are isolated from the substrate. Hence, it is possible to apply a high voltage (for instance, 200 V) to the substrate without damaging the readout. The high bias voltage should deplete the sensor and yield a strong electric field, resulting in a high velocity of charge carriers even after NIEL irradiation. Another advantage of this design is the small gap between the charge collection nodes. The design allows for small distances between the charge creation point and the collection node across the pixel. This improves the radiation hardness. DMPAS in a thinned high resistivity (HR) wafer are also expected to be radiation hardened. Removing the unnecessary substrate increases the strength of electric field in the depletion region, and the charge velocity depends on the resistivity of the depleted area. In addition, noise can be suppressed using HR wafer because of its small leakage current.
Based on the success of the first small HR large collection node DMAPS prototype [5, 6] , two prototypes have been developed to investigate the suitability of DMAPS as an ATLAS ITK pixel detector. This paper presents the radiation hardness of the HR large collection node DMAPS prototypes.
Prototypes
Two prototypes, named LF-CPIX and LF-Monopix, were designed and fabricated using the LFoundry 150 nm CMOS process [7] on a high resistivity wafer (≥ 2 kΩ·cm 2 ). The chip size and pixel size in both prototypes are 10 mm × 10 mm and 250 μm × 50 μm, respectively. The chip size is larger than that of FE-I3, which is one of the current ATLAS hybrid pixel detector readout chips (FE-I4) [8] . The pixel size is equal to that of the other current ATLAS hybrid pixel detector readout chip (FE-I4) [9] . The layout of a pixel of LF-Monopix is shown in Figure 1 (a) The sensitive volume is the p-type substrate and the collection node is the n-well structure. The size of the collection node is 230 μm × 30 μm, and hence the node gap between the pixels is 20 μm.
LF-CPIX has been developed for detailed studies of the sensor and analog readout. The design of the guard rings of the LF-CPIX has been optimized [10] according to the results of the first small prototype [5] . Each pixel has a charge sensitive amplifier (CSA), a discriminator with 4 bits of trim DAC (TDAC), and a register (HIT register). Three types of CSA are implemented in the LF-CPIX [11] . The CSA input device in each type is PMOS and NMOS (CMOS), PMOS, and NMOS transistors, respectively. All CSAs are designed to have the same time walk and noise. The CMOS-CSA has the lowest power consumption among the three types. The PMOS-CSA has the largest power consumption, but it has been tested in many previous DMAPS prototypes and is confirmed to have acceptable radiation hardness [4, 6] . The NMOS-CSA has a simpler design than the CMOS-CSA and lower power consumption than the PMOS-CSA. No fast readout is implemented on the LF-CPIX. An image can be obtained using the HIT register, which stores hit/no-hit binary information coming from the in-pixel discriminator.
On the other hand, a pixel of LF-Monopix has logic for fast readout in addition to the circuitry in the LF-CPIX pixel [12] . In terms of hit rate, the environment of the inner layers of current ATLAS pixel detector is similar to that of the outer layers of the ATLAS ITk pixel detector. Therefore, the fast readout architecture used in Lf-Monopix is similar to that of FE-I3. A pixel sends the address of the pixel in 14 bits and a time stamp of leading and trailing edge of the discriminator in 8 bits each. The charge can be obtained in 8 bits resolution from the time over threshold (ToT) value, which is the difference between the time stamps of the trailing and that of leading edges. The time stamp and readout clock frequencies were set to 40 MHz.
Thinning and back-side process
Substrate thinning in the LF-CPIX was performed from the back-side of the wafers down to 200 μm or 100 μm after CMOS fabrication. The back-side was polished by etching, implanted dopant and annealed. Then, metal contacts were deposited.
A comparison between the leakage current of the 200 μm thinned LF-CPIX and the un-thinned LF-CPIX is shown in Figure 2 . The breakdown voltage in both chips is higher than 220 V. There is no obvious lowering of the breakdown voltage due to the back-side process. A small increase of leakage current is observed around the full depletion voltage (∼ 120 V). However, the increase is less than 1 nA and is negligible.
Sensor homogeneity has been measured using a laser with 680 nm wavelength. LF-CPIX was thinned down to 100 μm in this test. Metallization was omitted in the back-side process in order to inject the laser. Figure 3 (a) and (b) shows the center of the long and short side of a pixel, receptively. The bias voltage is 200 V. The profile of each pixel is fitted by a convolution of boxcar and Gaussian functions. The measured data were normalized by the height of the fitted function. The gain difference between each pixel is compensated by this normalization. The sum of pixels is shown in Figure 3 , and no in-pixel structures are observed from the laser response.
The variance of the Gaussian function (σ) is plotted in Figure  4 against the bias voltage. Charge diffusion during the transport from the back-side surface to the collection node is between the two values, which are calculated assuming the diameter of the laser spot is 0 μm and 2.5 μm, receptively. The measured σ value is the square root of the sum of the squared laser spot size and the charge diffusion length. In both cases, σ saturates around a 15 V bias voltage and slowly decreases when the bias voltage is higher than 15 V. Since the attenuation length of the laser in silicon is 4 μm, the result indicates that the full depletion voltage of the DMAPS is around 15 V. This is consistent with the resistivity as specified by the foundry (≥ 2 kΩ·cm 2 ).
Radiation hardness
TID and NIEL irradiation tests were performed separately since each shows a different effect on the DMAPS.
TID radiation hardness
Charge build-up occurs near the DMAPS surface due to TID [13] . The analog readout, namely the CSA and discriminator, rely on transistor characteristics, such as gate threshold voltage or drain-source current. Those characteristics are sensitive to charge build-up. LF-CPIX was irradiated to test the TID radiation hardness of the analog readout. The Institute of Experimental Nuclear Physics Irradiation Center at the Karlsruhe Institute for Technology provided the X-ray tube [14] Irradiation was performed at a rate of 0.57 Mrad/h. The irradiation was paused 21 times so that measurements could be taken, where each measurement takes 1 hour. The average temperature of the chip during irradiation was 27
• C. Since the time dependency of the annealing effect during the measurement is not negligible, the same measurement procedure was repeated at each pause.
A test pulse injection method was used to obtain the gain and noise of the readout at each step. Figure 5 (a) and (b) show that the gain decreases by about 5 % and the noise increases by 50 %. Results of PMOS input transistor in the previous small prototype (CCPD LF) [5] is also shown in Figure 5 for reference. The circuit design of the LF-CPIX was modified from the CCPD LF to improve the TID radiation hardness because the gain degradation of the CCPD LF was as large as 20 %. Modifications included transistor sizes, layout, biasing circuitry at the CSA input, and peripheral circuitry outside the pixels. Although the most effective modification cannot be determined by this comparison, those improvements were effective.
The threshold dispersion of the discriminator was compared before and after 50 Mrad TID irradiation. The un-tuned threshold dispersion increased from 370 e − to 420 e − due to the irradiation. However, TDAC has the possibility to alleviate the increased threshold dispersion. An increase of only 20 e − is observed after TDAC tuning. This is negligible compared to the readout noise of 200 e − .
NIEL radiation hardness
NIEL radiation damages the silicon crystal lattice and shortens the lifetime of charge carriers. An LF-Monopix chip has been irradiated by neutrons with 10 15 n eq /cm 2 fluence in Jozef Stefan Institute reactor [15] . Responses of the non-irradiated and irradiated chip to the 2.5 GeV electron beam have been compared using the fast readout, which fully functions even after irradiation. Measurements were performed at the External Beamline for Detector Tests (E3XD) in the Electron Stretcher Accelerator (ELSA) [16] . The charge spectrum is shown in Figure 7 . The calibrated charge is shown in the upper axis up to 12 ke − . The ToT resolution for small signals is higher than that for large signals because distinguishing small hits from large hits is important in a tracker application. Moreover, the gain calibration circuitry in LF-Monopix saturates around 15 ke − under the same conditions the charge spectrum measurements. The most probable value (MPV) of the non-irradiated chip is higher than the calibration range. The MPV of the irradiated chip is more than a factor of 5 smaller than that of the non-irradiated chips. However, it is still as high as 4.5 ke − .
The hit-efficiency was measured using an EUDET-type beam telescope [17] with a newly developed fast readout system [18] . threshold of the discriminator has been tuned to the median value of 1800 e − and 1600 e − , respectively. The noise occupancies at the thresholds were lower than 10 −7 per a clock period (25 ns), whereas noise occupancy is required to be less than 10 −6 /clk. Both chips were cooled with dry ice, and the chip temperature was lower than -40
• C. Impurities in the reconstructed track are estimated to be 0.5 % and 0.3 %, respectively. These values limit the precision of the measured values. The averaged hit efficiencies are 99.6 % and 98.9 %, respectively (Fig. 8) . A few noisy pixels are disabled, and the low efficiency regions correspond to those pixels. The measured hit-efficiency is larger than the of ATLAS ITK pixel detector specifications (≥ 97 %) [19] .
Conclusion
The prototype chips demonstrate the suitability of the HR high large collection node DMPAS as ATLAS ITk pixel detector. The full depletion voltage of the 100 μm thinned LF-CPIX was approximately around 15 V. This value is far below the 220 V breakdown voltage.
The TID radiation hardness of the DMAPS has been tested up to a dose of 50 Mrad. Gain degradation was suppressed compared to the previous prototype. The measurements show that the new CMOS-CSA is also radiation hardened. The NIEL radiation hardness was investigated using the fully-monolithic large-scale prototype, which is equivalent to the current ATLAS pixel detector readout chip. The hit efficiency was sufficiently as high as 98.9 % after NIEL irradiation with 10 15 n eq /cm 2 fluence, although a decrease in MPV was observed in the irradiated chip. Since thinning can yield a strong electric field, it is possible to recover the MPV by increasing the bias voltage and applying thinning to the DMAPS. A post-process thinning and back-side processing of DMAPS did not degrade the sensor properties.
